



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

| APPLICATION NO.  | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|--|-------------|----------------------|---------------------|------------------|
| 09/888,271   | 06/21/2001  | Robert Y. Greenberg  | 7293-15             | 8636             |
| 20575  | 7590        | 06/01/2006           | EXAMINER            |                  |
| MARGER JOHNSON & MCCOLLOM, P.C.<br>210 SW MORRISON STREET, SUITE 400<br>PORTLAND, OR 97204 |             |                      |                     | TRAN, TRANG U    |
| ART UNIT   |             | PAPER NUMBER         |                     |                  |
|  |             | 2622                 |                     |                  |

DATE MAILED: 06/01/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

|                              |                        |                      |  |
|------------------------------|------------------------|----------------------|--|
| <b>Office Action Summary</b> | <b>Application No.</b> | <b>Applicant(s)</b>  |  |
|                              | 09/888,271             | GREENBERG, ROBERT Y. |  |
|                              | <b>Examiner</b>        | <b>Art Unit</b>      |  |
|                              | Trang U. Tran          | 2622                 |  |

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 28 February 2006.
- 2a) This action is FINAL.                    2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-3 and 5-17 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-3 and 5-17 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All    b) Some \* c) None of:
  1. Certified copies of the priority documents have been received.
  2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

|  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | Paper No(s)/Mail Date. _____  |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
|  | 6) <input type="checkbox"/> Other: _____                                    |

## **DETAILED ACTION**

### **Claims Objection**

1. Claim 6 is objected to because of the following informalities:

Regarding claim 6, line 2, "an edge pulse" should be changed to –the edge pulse--.

Appropriate correction is required.

### ***Response to Arguments***

2. Applicant's arguments with respect to claims 1-3 and 5-17 have been considered but are moot in view of the new ground(s) of rejection.

### ***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-3, 5-6 and 11-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over the admitted prior art (Fig. 1, pages 1-2 of the Specification) in view of Cappels, Sr. (US Patent No. 5,731,843).

In considering claim 1, the admitted prior art (Fig. 1, pages 1-2 of the Specification) discloses all the claimed subject matter, note 1) the claimed a phase locked loop circuit to generate a phase locked loop clock responsive to a reference

signal is met by the conventional phase-locked loop 112 (Fig. 1, page 1, lines 20-27), 2) the claimed an edge detector circuit to generate an edge pulse signal corresponding to a transition of an analog data signal is met by the ADC 130 (Fig. 1, page 1, lines 28-31), 3) the claimed a phase detector circuit to generate a phase adjust signal responsive to a phase of the phase locked loop clock and the edge pulse signal is met by the digital data analysis circuit 140 (Fig. 1, page 1, line 32 to page 2, line 15), and 4) the claimed a phase adjust circuit to generate a pixel clock responsive to the phase adjust signal and the phase locked loop clock is met by the phase and frequency adjust circuit 100 (Fig. 1, page 1, line 32 to page 2, line 15).

However, the admitted prior art (Fig. 1, pages 1-2 of the Specification) explicitly does not disclose the claimed an edge detector circuit to generate an edge pulse signal corresponding to a transition of an analog data signal above a predetermined threshold responsive to a pixel clock.

Cappels, Sr. teaches that a video signal is received and processed by the differentiator to produce a voltage pulse in response to voltage transitions, the output signal of the differentiator is applied to threshold detector which generates a pulse signal if the applied voltage pulse exceeds a predetermined threshold voltage (Fig. 3, col. 2, lines 5-36 and col. 4, line 35 to col. 5, line 27).

Therefore, it would have been obvious to one ordinary skill in the art at the time of the invention to incorporate the edge detection as taught by Cappels, Sr. into the admitted prior art (Fig. 1, pages 1-2 of the Specification)'s system in order to accurately adjusting the frequency and phase of the pixel clock.

In considering claim 2, the admitted prior art (Fig. 1, pages 1-2 of the Specification) discloses all the claimed subject matter, note 1) the claimed wherein the phase locked loop circuit comprises: a phase detector adapted to receive the reference signal; a loop filter coupled to the phase detector; a voltage controlled oscillator coupled to the loop filter; a feedback loop adapted to receive the phase locked loop clock and provide a feedback signal responsive to a frequency adjust signal is met by the PLL 112 (Fig. 1, page 1, line 20 to page 2, line 15).

In considering claim 3, the claimed wherein the reference signal is a horizontal synchronization signal is met by the horizontal sync pulse 110 (Fig. 1, page 1, line 32 to page 2, line 15).

In considering claim 5, the combination of the admitted prior art (Fig. 1, pages 1-2 of the Specification) and Cappels, Sr. disclose all the limitations of the instant invention as discussed in claim 1 above, except for providing the claimed wherein the threshold is programmable. The capability of using the threshold is programmable is old and well known in the art. Therefore, the Official Notice is taken. It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the old and well known of using the threshold is programmable into the combination of the admitted prior art (Fig. 1, pages 1-2 of the Specification) and Cappels, Sr.'s system in order to accurately detect the edge pulse signal because programmable device can easily adjust the threshold level to appropriate level.

In considering claim 6, the claimed wherein the edge detector generates an edge pulse corresponding to a rising, falling, or both rising and falling edges of the analog

data signal is met by the voltage transition location 20 which occurs between a change in voltage levels and between discrete pixel intensities 19 on video signal 12 (Fig. 1, col. 3, lines 6-43 of Cappels, Sr.).

In considering claim 11, Cappels, Sr. discloses all the claimed subject matter, note 1) the claimed wherein the phase adjust circuit generates a plurality of delayed clock signals by delaying the phase locked loop clock is met by the phase adjuster (phase shift of Fig. 4) 50 which produces an adjusted pixel sampling clock 64 that matches the phase of the video signal 52 (Figs. 3 and 4, col. 5, line 15 to col. 6, line 31), 2) the claimed wherein the phase detector comprises: a phase hit detector to generate a plurality of phase hit enable signals corresponding to the plurality of delayed clock signals and assert one of the phase hit enable signals responsive to the edge pulse signal is met by the hit detection process (Fig. 5, col. 4, line 60 to col. 5, line 27 and col. 6, line 58 to col. 7, line 37), and 3) the claimed a phase hit counter to count asserted phase hit enable signals for each of the delayed clock signals over a predetermined time is met the microprocessor 48 stores in memory 49 a number representing the total hits for that specific phase (col. 5, lines 3-27).

In considering claim 12, the combination of the admitted prior art (Fig. 1, pages 1-2 of the Specification) and Cappels, Sr. discloses all the limitations of the instant invention as discussed in claim 1 above, except for providing the claimed wherein the predetermined time is a number of image scan lines. The capability of using the predetermined time is a number of image scan lines is old and well known in the art. Therefore, the Official Notice is taken. It would have been obvious to one of ordinary

skill in the art at the time of the invention to incorporate the old and well known of using the predetermined time is a number of image scan lines into the combination of the admitted prior art (Fig. 1, pages 1-2 of the Specification) and Cappels, Sr.'s system since it merely amounts to selecting an alternative equivalent edge detector.

In considering claim 13, the claimed wherein the phase hit detector comprises: a plurality of flip-flop circuits corresponding to the plurality of delayed clock signals adapted to generate a corresponding plurality of phase out signals, and a comparison circuit to comparing the plurality of phase out signals is met by the comparator 99 which includes a one-shot pulse generator 81 and latches (flip-flops) 82 and 84 (Fig. 5, col. 6, line 58 to col. 7, line 37 of Cappels, Sr.).

In considering claim 14, the claimed wherein the comparison circuit compares adjacent phase out signals is met by the comparator 99 which includes a one-shot pulse generator 81 and latches (flip-flops) 82 and 84 (Fig. 5, col. 6, line 58 to col. 7, line 37 of Cappels, Sr.).

In considering claim 15, Cappels, Sr. discloses all the claimed subject matter, note 1) the claimed wherein the phase hit counter comprises: an enable signal to enable counting of asserted phase hit enable signals is met by the Q-output pulse 108 from the one-shot pulse generator 81 is true, data line 112 is set high, indicating that a "hit", a sampling edge in close temporal proximity to a video transition, has taken place (Fig. 5, col. 6, line 58 to col. 7, line 37), and 2) the claimed a clear signal to clear the phase hit counter is met by the NOT-Q output 118 of one-shot pulse generator 81, the latch 82 is reset to await for the next edge detection (Fig. 5, col. 6, line 58 to col. 7, line 37) .

In considering claim 16, the claimed comprising: a phase count analysis circuit to generate phase and frequency adjust signals by analyzing the count of asserted phase hit enable signals is met by the microprocessor 48 which calculates a hit percentage for each varies phase and the hit percentage is the number of hits for a given number of video edges at a given phase to obtain which phase is the maximum number of hits, then the microprocessor 48 can determine the phase of the sampling clock with respect to the horizontal synchronization pulse that will provide the optimum sampling of the incoming video signal 52 (Fig. 4, col. 5, line 15 to col. 6, line 31 of Cappels, Sr.).

In considering claim 17, the claimed comprising an auto calibration circuit to align the analog data signal with the pixel clock is met by the automatically adjusting the pixel sampling clock frequency and phase to match the frequency and phase of the pixel clock used to generate an incoming video signal (col. 1, lines 60-64 of Cappels, Sr.).

5. Claims 7-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over the admitted prior art (Fig. 1, pages 1-2 of the Specification) in view of Cappels, Sr. (US Patent No. 5,731,843), and further in view of Ichiraku (US Patent No. 6,097,379).

In considering claim 7, the combination of the admitted prior art (Fig. 1, pages 1-2 of the Specification) and Cappels, Sr. discloses all the limitations of the instant invention as discussed in claim 1 above, except for providing the claimed wherein the phase adjust circuit adjusts the phase of the pixel clock by delaying the reference signal. Ichiraku teaches that as is shown in Fig. 3, the phase adjusting circuit 2 of the present invention is provided with: a sampling clock generating circuit for detection 21, into which a standard clock (PCLK) which is synchronized with a horizontal

synchronizing signal is inputted, and which divides this standard clock (PCLK) into a number m (a positive integer) of standard clocks, and which applies, with respect to these standard clocks, a delay amount proportional to the amount of the cycle thereof divided by m, and which generates and outputs, in stages, a number m of sampling clocks for detection (DPCLK [0,1,2,...,m]) having different phases (Fig. 3, col. 8, line 43 to col. 9, line 40). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the delay clocks (DPCLK [0,1,2,...,m]) having different phases as taught by Ichiraku into the combination of the admitted prior art (Fig. 1, pages 1-2 of the Specification) and Cappels, Sr.'s system in order to accurately produce the sampling clock signal having an appropriate phase for sampling pixel data of the video signal.

In considering claim 8, the combination of the admitted prior art (Fig. 1, pages 1-2 of the Specification) and Cappels, Sr. discloses all the limitations of the instant invention as discussed in claim 1 above, except for providing the claimed wherein the phase adjust circuit adjusts the phase of the pixel clock by delaying the phase locked loop clock. Ichiraku teaches that as is shown in Fig. 3, the phase adjusting circuit 2 of the present invention is provided with: a sampling clock generating circuit for detection 21, into which a standard clock (PCLK) which is synchronized with a horizontal synchronizing signal is inputted, and which divides this standard clock (PCLK) into a number m (a positive integer) of standard clocks, and which applies, with respect to these standard clocks, a delay amount proportional to the amount of the cycle thereof divided by m, and which generates and outputs, in stages, a number m of sampling

Art Unit: 2622

clocks for detection (DPCLK [0,1,2,...,m]) having different phases (Fig. 3, col. 8, line 43 to col. 9, line 40). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the delay clocks (DPCLK[0,1,2,...,m]) having different phases as taught by Ichiraku into the combination of the admitted prior art (Fig. 1, pages 1-2 of the Specification) and Cappels, Sr.'s system in order to accurately produce the sampling clock signal having an appropriate phase for sampling pixel data of the video signal.

In considering claim 9, Ichiraku discloses the claimed wherein the phase adjust circuit comprises: a clock delay circuit to generate a plurality of delayed clock signals by delaying the phase locked loop clock is met by the delay clocks (DPCLK [0,1,2,...,m]) having different phases (Fig. 3, col. 8, line 43 to col. 9, line 40 of Ichiraku), and the claimed a multiplexer to select one of the plurality of delayed clock signals as the pixel clock responsive to a phase adjust signal is met by the selecting circuit 22 which selects the appropriate sampling clock for detection and outputs this as the sampling clock (SCLK) to the pixel data sampling circuit (Fig. 3, col. 8, line 43 to col. 9, line 40 of Ichiraku).

In considering claim 10, the claimed wherein the clock delay circuit comprises an n-stage delay locked loop, each stage generating a corresponding delayed clock phase, each delayed clock phase being  $360/n$  degrees out of phase is met by the delay clocks (DPCLK [0,1,2,...,m]) having different phases (Fig. 3, col. 8, line 43 to col. 9, line 40 of Ichiraku).

Art Unit: 2622

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Trang U. Tran whose telephone number is (571) 272-7358. The examiner can normally be reached on 8:00 AM - 5:30 PM, Monday to Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David L. Ometz can be reached on (571) 272-7593. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.



TT  
May 30, 2006

Trang U. Tran  
Examiner  
Art Unit 2622